- . Please suggest a descriptive title for your invention: Advanced IO architecture for Area-efficien (cost-efficient) system-on-a chip integration
- What is the problem solved by your invention? Traditional IO architecture (like 18c05's 75x188um2 IO) can cause a wasted die area of 6~13% around IO periphery. The proposed super-short IO architecture utilize the area, hence reducing the silicon area by 6~13% or increase PFO by 6~13% for all WCBU products.
- What is your solution to the problem?
 Please refer to the foil attachment for super-short IO architecture for CO35.
- Traditional IO: 18C05 WCBU has achieved 75x188um2 IO.
 Proposed IO:
 o proposed the IO buffer/ESD area be next to the bondpad
 This type of super-short/super-fat IO utilizes the typical "wasted area" typicall seen in a core-limited design. One possible solution is 108x120um2 C035 IO.
- When was your solution first conceptually or mentally complete? Date: ____/ __/ __/
- What is the first tangible evidence of such completion?
 Date: 01/06/99 presentation to Jeff Southard, Jeff Bellay, and briefing to Bobby Mitra.
- What is different about your solution, compared with other solutions to the same problem?
 Traditional IO like 75x188um2 COS IO grows in the



- Y-dimension due to bondpad, ESD, bussing, IO buffer. This wastes silicon area in the IO periphery for any core-limited design.
- The proposed solution grows in X-dimension for IO buffer and busses in the vertical (M1/M2/M3/M4/M5/...) direction. This approach is especially desirable for 3G air-interface and applications chips where core-limited situation
- easily dominated due to complexity/functionality increase. The proposed solution also allow a hybrid growth in X- and Y-dimension to match the different core area (vs. IO area) and pin-count situation.

.7

- What are the advantages of your solution?

 1) Save a typicall 2/2.5G/3G wireless chip by area of 6~13% (see attached spreadsheet). This increases the PFO by up to 6~13%.
- 2) The proposed solution is best optimized for 5-level metal process or more, though not absolutely demanding 5LM.
- The proposed solution can further reduce the power ring routing typically 50~100um
- 4) Highly competitive solution which complements process technolog
- What TI products, processes, projects or operations currently

8

- implement your invention?
 1) ASIC Backplane in GS40 product
 2) All WCBU DBB products starting from GS40: UPP, TIKU, MIMMI, WANDA, OMAP-based, ... etc
- What is the date of the first implementation?

9

- 10. What record exists Attached PowerPoint file presentation to prove this date?
- 12. 11. See description in Item 8. above Is there any future implementation planned? (Y/N) If so, please furnish the TI PART No. or project name outside of TI? (Y/N) _ Has the invention been published or disclosed to anyone (Y/N) N When? II proposal (Catalog, advertising, data book, application proposal form)

note, conference paper, magazine article,

Was there a nondisclosure agreement (NDA)? (Y/N)

document.)

when?

ښ	
Has a TI publicly	
Has a TI product incorporating the invention been publicly introduced, quoted, sampled or shipped? (Y/N:	

14. Performance of a government contract or subcontract?
(Y/N)_N__ Contract #: Was the invention conceived or first implemented in the

MY EMPLOYMENT AGREEMENT WITH TEXAS INSTRUMENTS INCORPORATED OR A TI SUBSIDIARY (SPECIFY): THE INVENTION DESCRIBED BY THIS DISCLOSURE IS SUBMITTED PURSUANT TO

(Printed) Department electronically (unsigned)? Has this disclosure been previously sent to the Patent Inventor 1: Uming Ko_ (N/X)

Home Address: 2405 Loch Haven Drive,

Plano, Texas 75023, USA_ State

Zip County

TI Division & Cost Center 03-0931

Phone #: (972) 480-6788 Country of Citizenship: USA

(Signed)

Emplyoee #: 0186563_

Date Mail Station

This invention disclosure with any attachments was read and

Witness understood by me on

understood by me on This invention disclosure with any attachments was read and

Da de


Jeff Southard:

disc_IO_arch_ : . . cxt

**************************************	Witness 4	This invention disclosure wit	Jeff Bellay: Witness 3	This invention disclosure with understood	Witness 2
	Date	This invention disclosure with any attachments was read and stood by me on//	Date	This invention disclosure with any attachments was read and	Date



WCBU: IO Analysis & Status





UKO, ...

NRY INFORMATION - INTERNAL DATA





5LM Optimization Proposal: P.R./IC

Power Ring around core:


- Eliminate 50~100um ring in 5LM
- Reduce chip area by x%

5LM IO footprint:

- Buffer+esd: $75x142\mu m^2 \Rightarrow 150x72\mu m^2$
- BOESD: remains at 100%
- remains at 4.76µm

Seal:

- Scribe: 75µm ⇒ 60µm
- Reduce chip area by x%





X-um

Action: Wai/Steve/Don to confirm IO footprint feasibility by

Sold Training

Wireless Communications Business Unit

I find to



I had to

my

BEST AVAILABLE COPY